VSD – Mixed-signal RISC-V based SoC on FPGA
Description This webinar helps you get started with a basic mixed-signal FPGA flow, which can be extended to any complex SoC. VSD and RedwoodEDA conducts 5-day RISC-V based MYTH (Microprocessors for You in Thirty Hours) workshop using transaction level Verilog…